

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/664,912	09/22/2003	Seok Su Kim	8734.232.00 US	7401
30827 7590 11/15/2007 MCKENNA LONG & ALDRIDGE LLP 1900 K STREET, NW			EXAMINER	
			PHAM, TAMMY T	
WASHINGTON, DC 20006			ART UNIT	PAPER NUMBER
			2629	
			MAIL DATE	DELIVERY MODE
			11/15/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	A martin add a malla	A 11 4/ \			
	Application No.	Applicant(s)			
	10/664,912	KIM ET AL.			
Office Action Summary	Examiner	Art Unit			
	Tammy Pham	2629			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
1)⊠ Responsive to communication(s) filed on 28 Se	eptember 2007.				
2a)⊠ This action is FINAL . 2b)☐ This	· · · · · · · · · · · · · · · · · · ·				
3) Since this application is in condition for allowar	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is				
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims					
4)	vn from consideration.				
Application Papers					
9) The specification is objected to by the Examiner.					
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
Priority under 35 U.S.C. § 119					
12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) ☐ All b) ☐ Some * c) ☐ None of: 1. ☐ Certified copies of the priority documents have been received. 2. ☐ Certified copies of the priority documents have been received in Application No 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08)	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P	ite			
Paper No(s)/Mail Date	6)				

Art Unit: 2629

DETAILED ACTION

Response to Amendment

1. Claims 2, 4, 6, 13, 31, 33, have been cancelled. Independent claims 1, 9, 30, 35, have been amended. Claims 1, 3, 5, 7-12, 14-30, 32, 34-47, are pending.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

- 2. Claims 1, 3, 5, 7-12, 14-30, 32, 34-47 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.
- 3. In regards to independent claims 1, 9, 30, 35, claim 1 has been amended to teach of "a second multiplexer part providing the corresponding data lines with the pixel signals from the output buffer part (lines 14-15)." There is no support for this. In particular, the amended claim language of "an output part outputting simultaneously the analog pixel signals from the corresponding demultiplexer output channels to corresponding data lines (lines 8-9)," strictly refers to the third embodiment (Fig. 7). The new added claim limitation of "a second multiplexer part providing the corresponding data lines with the pixel signals from the output buffer part (lines 14-15)" strictly refers to the first embodiment (Fig. 3). There is not support in

the drawings nor the specifications that has support for both the output part and the second multiplexer as claimed in claim 1. Appropriate correction is required.

4. In regards to claim 3, claim 3 has been amended to refer to a "third multiplexer (line 7)." There is no support for a third multiplexer. In particular, one of the interpretations of claim 1 is that claim 1 describes the first embodiment (Fig. 3). However, in the first embodiment, there is no support in the drawings nor the specifications for a third multiplexer. Appropriate correction is required.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1, 5, 7-8, 30, 34, are rejected under 35 U.S.C. 103(a) as being unpatentable over

 Cairns et al. ("Cairns1") (US Patent Application: 2002/0030652 A1) in view of Cairns et al.

 ("Cairns2") (US Patent No: 6,268,841 B1) and Enami et al (US Patent No: 5,892,493).
- 6. As for independent claim 1, Cairns1 teaches of a data driving apparatus (Fig. 1, item 2) for a liquid crystal display device (Fig. 1), comprising: a first multiplexer (Fig. 4, item 13) part performing a time-division on inputted digital pixel data; a digital-analog converter (Fig. 4, item 12) part converting the time-divided digital pixel data from the first multiplexer (Fig. 4, item 13) part to analog pixel signals; a demultiplexer (Fig. 4, item 14) part supplying the analog pixel

Art Unit: 2629

signals from the digital-analog converter (Fig. 4, item 12) part to a plurality of output channels in section [0015], and of providing signals for the enable period of a source output enable signal and a reference voltage of liquid crystal cells for the disabled period of the source output enable signal (Fig. 2).

- 7. Cairns1 fails to teach of an output part outputting simultaneously the analog pixel signals from the corresponding demultiplexer output channels to corresponding data lines, wherein the output part comprises: a sampling part sampling the pixel signals from the demultiplexer output channels; a capacitor part holding the sampled pixel signals from the sampling part, and a second multiplexer part providing the corresponding data lines with the pixel signals from the output buffer part.
- 8. Cairns2 teaches of an output part (Fig. 11b) outputting simultaneously the analog pixel signals from the corresponding demultiplexer output channels (Fig. 11b, section "output from demultiplexer") to corresponding data lines (Fig. 11b, item 8), wherein the output part (Fig. 11b) comprises: a sampling part (Fig. 11b, items 47, 49) sampling the pixel signals from the demultiplexer output channels (Fig. 11b, section "output from demultiplexer"); a capacitor part (Fig. 11b, items C1-C2) holding the sampled pixel signals from the sampling part (Fig. 11b, items 47, 49), providing the corresponding data lines (Fig. 11b, item 8) with the pixel signals from the output buffer part (Fig. 11b, item 40).
- 9. It would have been obvious to one with ordinary skill in the art at the time the invention was made to combine the output part of Cairns2 with the rest of the components of the data driving apparatus of Cairns1 in order to have fewer converters (Cairns2, column 4, lines 33-35).
- 10. Cairnes1 and Cairnes2 fails to teach of a second multiplexer part

Art Unit: 2629

11. Enami teaches of a second multiplexer part (Fig. 1, item 38) providing the corresponding data lines (Cairnes2, Fig. 11b, item 8) with the pixel signals from the output buffer part (Cairnes2, Fig. 11b, item 40).

- 12. It would have been obvious to one with ordinary skill in the art at the time the invention was made to include a second multiplexer as taught by Enami with the data driver of Cairns1 and the output part of Cairns2 in order to allow the apparatus to perform multiplex driving in which the data voltage is sequentially applied to a number of data lines in each of the data groups (Enami, column 3, lines 49-51).
- 13. As for independent claim 30, see the rejection of claim 1 above.
- 14. **As for claim 5,** Cairns1 teaches of a shift register (Fig. 4, item 10) sequentially shifting an input source start pulse in accordance with an input source shift clock to generate a sampling signal; and a latch part (Fig. 4, item 11) sequentially latching the pixel data in response to the sampling signal and simultaneously providing the latched pixel data to the first multiplexer (Fig. 4, item 13) during an enable period of an input source output enable signal in section [0015].
- 15. **As for claim 7,** Cairns1 teaches that the first multiplexer (Fig. 4, item 13) and the demultiplexer (Fig. 4, item 14) part are controlled by an ODD/EVEN signal which performs the time-division for a horizontal period in section [0051].

Art Unit: 2629

16. **As for claim 8,** Cairns1 as modified by Cairns2 and Enami teaches that the sampling switches controlled by an ODD/EVEN signal which performs the time-division on a horizontal period in Cairns2, column 1, lines 54-58.

- 17. **As for claim 34,** Cairns1 teaches that the sampling the pixel signals is controlled by an ODD/EVEN signal performing a time-division on a horizontal period in section [0065].
- 18. Claims 3, 32, are rejected under 35 U.S.C. 103(a) as being unpatentable over Cairns et al. ("Cairns1") (US Patent Application: 2002/0030652 A1), in view of Cairnes et al. ("Cairns2") (US Patent No: 6,268,841 B1) and Nitta et al. (US Patent No: 6,661,402 B1).
- 19. **As for claim 3,** Cairns1teaches that the digital-analog converter part (Fig. 4, item 12, section [0019]) and a demultiplexer part (Fig. 4, item 14, section [0016]).
- 20. Cairns 1 fails to teach of a second multiplexer part.
- 21. Cairns2 teaches of a second multiplexer part (Fig. 11b, items 47, 49, column 10, lines 912).
- 22. It would have been obvious to one with ordinary skill in the art at the time the invention was made to include the second multiplexer of Cairns2 with the DAC of Cairns1 in order to provide the apparatus with a data line driver where there are more data lines than data line circuits (Cairns2, column 4, lines 21-25).
- 23. Cairns1 and Cairns2 fails to teach of a positive digital-analog converter converting the digital pixel data to a positive pixel signal; a negative digital-analog converter converting the digital pixel data to a negative pixel signal in accordance with a polarity control signal.

Art Unit: 2629

24. Nitta teaches of a positive digital-analog converter (Fig. 2, item 228, column 3, lines 24-

26) converting the digital pixel data to a positive pixel signal; a negative digital-analog converter

Page 7

(Fig. 2, item 229, column 3, lines 27-31) converting the digital pixel data to a negative pixel

signal in accordance with a polarity control signal (Fig. 2, item 425, column 6, lines 50-53).

25. It would have been obvious to one with ordinary skill in the art at the time the invention

was made to combine separate the signals in accordance to their polarity as taught by Nitta with

the driving circuitry of Cairns1 and Cairns2 in order to improve the picture quality by providing

a more efficient driving method (Nitta, column 1, lines 50-55).

26. As for claim 32, Cairns1 and Cairns2 fails to teach of time-divided digital pixel data

comprises: converting the time-divided pixel data to a positive analog pixel signal and a negative

analog pixel signal; and selecting one of the positive and the negative analog pixel signals in

accordance with a polarity control signal.

27. Nitta teaches that the time-divided digital pixel data comprises: converting the time-

divided pixel data to a positive analog pixel signal and a negative analog pixel signal; and

selecting one of the positive and the negative analog pixel signals in accordance with a polarity

control signal (column 3, lines 23-33; column 4, lines 35-30 and Fig. 2).

28. It would have been obvious to one with ordinary skill in the art at the time the invention

was made to combine separate the signals in accordance to their polarity as taught by Nitta with

the driving circuitry of Cairns1 and Cairns2 in order to improve the picture quality by providing

a more efficient driving method (Nitta, column 1, lines 50-55).

Art Unit: 2629

29. Claims 2, 14-29, 35-47 are rejected under 35 U.S.C. 103(a) as being unpatentable over

Cairns et al. ("Cairns1") (US Patent Application: 2002/0030652 A1), in view of Cairnes et al.

("Cairns2") (US Patent No: 6,268,841 B1), Enami et al (US Patent No: 5,892,493), and Nitta et al. (US Patent No: 6,661,402 B1).

- 30. As for independent claim 9, Cairns1 teaches of a data driving apparatus (Fig. 1, item 2) for a liquid crystal display device (Fig. 1), comprising: a first multiplexer (Fig. 4, item 13) part performing a time-division on inputted digital pixel data; a digital-analog converter (Fig. 4, item 12) part converting the time-divided digital pixel data from the first multiplexer (Fig. 4, item 13) part to analog pixel signals; a demultiplexer (Fig. 4, item 14) part supplying the analog pixel signals from the digital-analog converter (Fig. 4, item 12) part to a plurality of output channels in section [0015], and of providing signals for the enable period of a source output enable signal and a reference voltage of liquid crystal cells for the disabled period of the source output enable signal (Fig. 2).
- 31. Cairns1 fails to teach of an output part outputting simultaneously the analog pixel signals from the corresponding demultiplexer output channels to corresponding data lines, wherein the output part comprises: a sampling part sampling the pixel signals from the demultiplexer output channels; a capacitor part holding the sampled pixel signals from the sampling part, and a second multiplexer part providing the corresponding data lines with the pixel signals from the output buffer part.
- 32. Cairns2 teaches of an output part (Fig. 11b) outputting simultaneously the analog pixel signals from the corresponding demultiplexer output channels (Fig. 11b, section "output from demultiplexer") to corresponding data lines (Fig. 11b, item 8), wherein the output part (Fig. 11b)

Art Unit: 2629

comprises: a sampling part (Fig. 11b, items 47, 49) sampling the pixel signals from the demultiplexer output channels (Fig. 11b, section "output from demultiplexer"); a capacitor part (Fig. 11b, items C1-C2) holding the sampled pixel signals from the sampling part (Fig. 11b, items 47, 49), providing the corresponding data lines (Fig. 11b, item 8) with the pixel signals from the output buffer part (Fig. 11b, item 40).

- 33. It would have been obvious to one with ordinary skill in the art at the time the invention was made to combine the output part of Cairns2 with the rest of the components of the data driving apparatus of Cairns1 in order to have fewer converters (Cairns2, column 4, lines 33-35).
- 34. Cairnes1 and Cairnes2 fails to teach of a second multiplexer part
- 35. Enami teaches of a second multiplexer part (Fig. 1, item 38) providing the corresponding data lines (Cairnes2, Fig. 11b, item 8) with the pixel signals from the output buffer part (Cairnes2, Fig. 11b, item 40).
- 36. It would have been obvious to one with ordinary skill in the art at the time the invention was made to include a second multiplexer as taught by Enami with the data driver of Cairns1 and the output part of Cairns2 in order to allow the apparatus to perform multiplex driving in which the data voltage is sequentially applied to a number of data lines in each of the data groups (Enami, column 3, lines 49-51).most of the claim limitations are rejected in claims 1, 30 above.
- 37. Cairns1, Cairns2, and Enami, fails to teach of the components of the driving apparatus having selected polarity.
- 38. Nitta teaches of the components of the driving apparatus having selected polarity via positive and negative output channels/paths (column 3, lines 23-33, column 4, lines 25-30).

Art Unit: 2629

39. It would have been obvious to one with ordinary skill in the art at the time the invention was made to have selected polarity as taught by Nitta with the various components of the driving apparatus of taught by Cairn1 in order to increase the speed and functionality of the driver (see Nitta: column 1, lines 50-55).

- 40. As for independent claim 35, see the rejection of claims 1, 9, 30 above.
- 41. **As for claim 10,** Cairns1 as modified by Cairns2, Enami and Nitta teaches that the digital-analog converter (Cairns1, Fig. 4, item 12) part comprises: a positive digital-analog converter (Cairns1, Fig. 4, item 12) converting the pixel signal provided through the positive output channel of the multiplexer part into a positive pixel signal; and a negative digital-analog converter (Cairns1, Fig. 4, item 12) converting the pixel signal provided through the negative output channel of the multiplexer part into negative pixel signal (Cairns1, section [0015]) (Nitta, column 3, lines 23-33; column 4, lines 35-30).
- 42. **As for claim 11,** Cairns1 as modified by Cairns2, Enami and Nitta teaches that the multiplexer part (Cairns1, Fig. 4, item 13) comprises: a plurality of positive path switches coupled to input channels for the pixel data and commonly connected to positive output channels; and a plurality of negative path switches coupled to the input channels for the pixel data, connected to the positive path switches in parallel, and commonly connected to negative output channel (Cairns1, Fig.4, section [0015]) (Nitta, Fig. 2, column 3, lines 23-33; column 4, lines 35-30).

Art Unit: 2629

43. **As for claim 12,** Cairns1 as modified by Cairns2, Enami and Nitta teaches that the demultiplexer (Cairns1, Fig. 4, item 14) part comprises: a plurality of positive path switches forming a plurality of different positive paths corresponding to the data lines, and commonly connected to a positive digital-analog converter, and a plurality of negative path switches forming a plurality of different negative paths, commonly connected to a negative digital-analog converter (Id.), wherein the negative path switches are connected to the positive path switches in parallel (Cairns1, Fig.4, section [0015]) (Nitta, Fig. 1, column 3, lines 23-33; column 4, lines 35-30).

- 44. **As for claim 14,** Cairns1 as modified by Cairns2, Enami and Nitta teaches that the sampling part (Cairns2, Fig. 11b) and the holding part sample and hold the pixel signals supplied for the next horizontal period through the channel different from that of the pixel signal supplied for the first horizontal period (Cairns2, Fig. 12, each column has at least three sets of buffers).
- As for claim 15, Cairns1 as modified by Cairns2, Enami and Nitta teaches that the sampling part (Cairns2, Fig. 11b) has a second demultiplexer (Cairns2, Fig. 3, item 25) part comprising; a plurality of the positive path switches forming a plurality of different positive paths and connected to the output channels of the demultiplexer part (Id.); and a plurality of negative path switches forming a plurality of different negative paths and connected to the output channels of the demultiplexer part (Id.) (Cairns2, Fig. 12, column 10, lines 18-41) (Nitta, Fig. 2, column 3, lines 23-33; column 4, lines 35-30).

Art Unit: 2629

46. **As for claim 16,** Cairns1 as modified by Cairns2, Enami and Nitta teaches that the holding part comprises: positive path capacitors charging and holding the positive pixel signals from the positive path switches of the second demultiplexer (Cairns2, Fig. 3, item 25) part; and negative path capacitors charging and holding the negative pixel signals from the negative path switches of the second demultiplexer (Id.) part in Fig. 12 and column 10, lines 18-41 {Cairns2} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.

- 47. As for claim 17, Cairns1 as modified by Cairns2, Enami and Nitta teaches that the discharging part comprises: a plurality of positive path switches connected to the positive path switches of the second demultiplexer (Cairns1, Fig. 4, item 14) through the holding part and connected to the data lines; and a second demultiplexer (Id.) part having the negative path switches connected to the negative switches of the second demultiplexer (Id.) through the holding part and connected to the negative channel switches and the data lines in parallel in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.
- 48. **As for claim 18,** Cairns1 as modified by Cairns2, Enami and Nitta teaches that the multiplexer, the demultiplexer (Cairns2, Fig. 3, item 25), and the second demultiplexer (Id.) are controlled by a first control signal through an input polarity control signal and an ODD/EVEN signal performing the time-division on a horizontal period in Fig. 12 and column 10, lines 18-41 {Cairns2} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.

Art Unit: 2629

49. **As for claim 19,** Cairns1 as modified by Cairns2, Enami and Nitta teaches that the ODD/EVEN signal performs the time-division on an enable period determined by a source output enable signal for the horizontal period in Fig. 12 and column 10, lines 18-41 {Cairns2} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.

- 50. **As for claim 20,** Cairns1 as modified by Cairns2, Enami and Nitta teaches that the ODD/EVEN signal further performs the time-division on a disable period of the source output enable signal in Fig. 12 and column 10, lines 18-41 {Cairns2} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.
- As for claim 21, Cairns1 as modified by Cairns2, Enami and Nitta teaches that the multiplexer part, the demultiplexer (14) part in Fig.4 and section [0015] {Cairns1} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}. The combination of Cairns2 and Nitta teaches that the second demultiplexer (64) part recharge the holding part with the pixel signals for the disable period, wherein the pixel signals are generated for a previous enable period in Fig. 12 and column 10, lines 18-41 {Cairns2} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.
- 52. **As for claim 22,** Cairns1 as modified by Cairns2, Enami and Nitta teaches that the source output enable signal is generated by increasing the disable period of an external reference source output enable signal in order to secure a recharging period of the holding part in Fig. 12 and

Art Unit: 2629

column 10, lines 18-41 {Cairns2} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.

- As for claim 23, Cairns1 as modified by Cairns2, Enami and Nitta teaches the second multiplexer part is controlled by the first control signal and a second control signal that is phase-inversed with respect to the first control signal in Fig. 12 and column 10, lines 18-41 {Cairns2} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.
- 54. **As for claim 24,** Cairns1 as modified by Cairns2, Enami and Nitta teaches that an output buffer (Cairns2, Fig. 11b, item 40) part buffering the pixel signals discharged from the holding part to the discharging part in Fig. 12 and column 10, lines 18-41 {Cairns2} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.
- As for claim 25, Cairns1 as modified by Cairns2, Enami and Nitta teaches that the output buffer (Cairns2, Fig. 11b, item 40) part comprises: a plurality of positive path output buffers (Id.) connected between the positive path capacitors of the holding part and the positive path switches of the second multiplexer part; and a plurality of negative path output buffers (Id.) connected between the negative path capacitors of the holding part and the negative path switches of the second multiplexer part in Fig. 12 and column 10, lines 18-41 {Cairns2} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.

Art Unit: 2629

- **56. As for claim 26,** Cairns1 as modified by Cairns2, Enami and Nitta teaches that the output buffer (Cairns2, Fig. 11b, item 40) part buffering the pixel signal supplied through the output channels of the second multiplexer part and supplying the pixel signals to each of the data lines in Fig. 12 and column 10, lines 18-41 {Cairns2} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.
- 57. **As for claim 27,** Cairns1 as modified by Cairns2, Enami and Nitta teaches that the output buffer (Cairns2, Fig. 11b, item 40) part comprises: a plurality of output buffers (Cairns2, Fig. 11b, item 40) connected between the output channels of the second multiplexer part and the data lines in Fig. 12 and column 10, lines 18-41 {Cairns2} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.
- As for claim 28, Cairns1 as modified by Cairns2, Enami and Nitta teaches of: a shift register (Cairns1, Fig. 4, item 10) sequentially shifting an input source start pulse in accordance with an input source shift clock to generate a sampling signal; a latch part (Cairns1, Fig. 4, item 11) latching pixel data and simultaneously providing the multiplexer part with the latched pixel data for the enable period of the input source output enable signal; and a level shifter part raising a voltage of the pixel data from the multiplexer part to supply the pixel data to the digital-analog convert part in Fig.4 and section [0015] {Cairns1} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.

Art Unit: 2629

59. As for claim 29, Cairns1 as modified by Cairns2, Enami and Nitta teaches of: teaches that a third multiplexer part supplying the pixel signals from the output part to the corresponding data lines for the enable period of the source output enable signal and commonly supplying a reference voltage of the liquid crystal cells to the corresponding data lines for the disable period of the source output enable signal in Fig. 12 and column 10, lines 18-41 {Cairns2} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.

- 60. As for claim 36, Cairns1 as modified by Cairns2, Enami and Nitta teaches of: teaches that the performing a time-division on a digital pixel data and the converting the time-divided digital pixel data are controlled by an input polarity control signal and a first control signal through an ODD/EVEN signal performing a time-division on a horizontal period in Fig. 4 and in section [0015] {Cairns1} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.
- 61. **As for claim 37,** Cairns1 as modified by Cairns2, Enami and Nitta teaches of: teaches that the ODD/EVEN signal performs a time-division on an enable period determined by a source output enable signal in Fig. 4 and in section [0015] {Cairns1} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.
- 62. **As for claim 38,** Cairns1 as modified by Cairns2, Enami and Nitta teaches of: teaches that the ODD/EVEN signal performs a time-division on a disable signal of a source output enable signal in Fig. 4 and in section [0015] {Cairns1} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.

Art Unit: 2629

63. As for claim 39, Cairns1 as modified by Cairns2, Enami and Nitta teaches of: teaches the

Page 17

pixel signals are sampled and held by the ODD/EVEN signal for the disable period, wherein the

pixel signals in a present enable period are the same as the pixel signals in a previous enable

period in Fig. 4 and in section [0015] {Cairns1} and in column 3, lines 23-33; column 4, lines

35-30 and Fig. 2 {Nitta}.

64. As for claim 40, Cairns1 as modified by Cairns2, Enami and Nitta teaches the disable

period of the source output enable signal is determined by increasing the disable period of a

reference source output enable signal inputted from an external source in Fig. 4 and in section

[0015] {Cairns1} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.

65. As for claim 41, Cairns1 as modified by Cairns2, Enami and Nitta teaches that the

outputting the held pixel signals is controlled by a first control signal and a second control signal

having a phase inversion with respect to the first signal in Fig. 4 and in section [0015] {Cairns1}

and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.

66. As for claim 42, Cairns 1 as modified by Cairns 2, Enami and Nitta teaches the

performing a time-division on a digital pixel data is carried out by outputting the time-divided

pixel data with a polarity through the time-divided pixel data of the output channel opposite to

that of the time-divided pixel data and of the output channel for a previous period in Fig. 4 and in

section [0015] {Cairns1} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.

Art Unit: 2629

67. **As for claim 43,** Cairns1 as modified by Cairns2, Enami and Nitta teaches that the performing a time-division on a digital pixel data is carried out by converting the time-divided pixel data into the time-divided pixel data with a polarity opposite to that of the time-divided analog signal and of the output channel of a previous period in Fig. 4 and in section [0015] {Cairns1} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.

- 68. **As for claim 44,** Cairns1 as modified by Cairns2, Enami and Nitta teaches that the sampling and holding the time-divided analog pixel signals is performed by sampling and holding the time-divided pixel signal through a path with a polarity opposite to that of time-divided pixel signal and of the output channel of a previous period in Fig. 12 and in column 10, lines 18-41 {Cairns2} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.
- 69. **As for claim 45,** Cairns1 as modified by Cairns2, Enami and Nitta teaches the output held pixel signals is buffered through an output buffer (Cairns2, Fig. 11b, item 40) part prior to supplying to the corresponding data lines, wherein the output buffer (Id.) part is connected to the corresponding data lines in Fig. 12 and in column 10, lines 18-41 {Cairns2} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.
- 70. **As for claim 46,** Cairns1 as modified by Cairns2, Enami and Nitta teaches that the held pixel signals are supplied to the corresponding data lines for the enable period of an input source output enable signal, and a reference voltage of the liquid crystal cells is commonly supplied to

Art Unit: 2629

the corresponding data lines for the disable period in Fig. 4 and in section [0015] {Cairns1} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.

71. **As for claim 47,** Cairns1 as modified by Cairns2, Enami and Nitta teaches of raising a voltage of the time-divided pixel data after the performing a time-division on a digital pixel data in Fig. 12 and column 10, lines 18-41 {Cairns2} and in column 3, lines 23-33; column 4, lines 35-30 and Fig. 2 {Nitta}.

Art Unit: 2629

Response to Arguments

72. Applicant's arguments filed 28 September 2007 have been fully considered but they are not persuasive.

- The regards to claim 1, Applicant argues that the previous cited references fails to teach the newly amended claim language of having "a second multiplexer part providing the corresponding data lines with the pixel signals from the output buffer part for the enable period of a source output enable signal and a reference voltage of liquid crystal cells for the disabled period of the source output enable signal (Remarks 12)." This is not persuasive. There is not support for this newly added claim language. The newly added claim language now refers to two distinct embodiments. The first embodiment has the second multiplexer that provides the data lines with signal from the output buffer (Embodiment 1, Fig. 3). The second embodiment has an output part that outputs signals from corresponding demultiplexer (Embodiment 3, Fig. 7). Although there is support for each distinct embodiment, there is no where in the Specifications nor Drawings that contains support for the combination of both embodiments.
- 74. In regards to claim 6, Applicant argues that references fails to teach of "providing the corresponding data lines with the pixel signals from the output buffer part for the enable period of a source output enable signal and a reference voltage of liquid crystal cells for the disabled period of the source output enable signal (Remarks 12)". This argument is moot since claim 6 has hence been cancelled.
- 75. In regards to claims 3, 30, 32, Applicant argues that the previous cited references fails to teach the newly amended claim language of "providing the corresponding data lines with the held pixel signals for an enable period of an input source output enable signal and a reference

Art Unit: 2629

voltage of liquid crystal cells for a disable period of the input source output enable signal (Remarks 13)." This is not persuasive. The invention of Cairns1 is specifically directed to an active matrix display with a data driver that receives various data information, including picture elements states (which includes the enable and disabling period), and then sends this information to the respective data lines (section [0025]).

Page 21

In regards to claims 9, 35-47, Applicant argues that the previous cited references fails to 76. teach the newly amended claim language of "a multiplexer part performing a time-division on inputted digital pixel data on a first horizontal period and providing the time-divided pixel data through positive and negative polarity output channels; a digital-analog converter part converting the time-divided digital pixel data received from each of the multiplexer output channels into time- divided analog pixel signals having a polarity corresponding to the polarity of the respective multiplexer output channel; a demultiplexer part providing the time-divided pixel signal received from the digital-analog converter to output channels of the demultiplexer corresponding to data lines (Remarks 14)." This is not persuasive. Cairns1 clearly teaches of having the main components of the multiplexer part (Fig. 4, item 13); a digital-analog converter (Fig. 4, item 12); and a demultiplexer (Fig. 4, item 14). Cairnes fails to teach that these components carry out signal functions according to signal polarity. Nitta is brought in to teach that it is well known to separate signals and perform functions according to the signal's polarities in order to improve the display's resolution by working with negative and positive polarity signals separately (Nitta, column 1, lines 1-35).

Art Unit: 2629

77. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2629

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tammy Pham whose telephone number is (571) 272-7773. The

examiner can normally be reached on 8:00-5:30 (Mon-Fri).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Sumati Lefkowitz can be reached on (571) 272-3638. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would

like assistance from a USPTO Customer Service Representative or access to the automated

information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

TP

9 November 2007

Tammy Pham

Patent Examiner

Art Unit 2629

SUPERVISORY PATENT EXAMINER